Gjør som tusenvis av andre bokelskere
Abonner på vårt nyhetsbrev og få rabatter og inspirasjon til din neste leseopplevelse.
Ved å abonnere godtar du vår personvernerklæring.Du kan når som helst melde deg av våre nyhetsbrev.
Computer systems are simply one type of electrical systems. Using the concept of "abstraction", this book attempts to unify electrical engineering and computer science as the art of creating and exploiting successive abstractions to manage the complexity of building useful electrical systems.
The new ARM Edition of Computer Organization and Design features a subset of the ARMv8-A architecture, which is used to present the fundamentals of hardware technologies, assembly language, computer arithmetic, pipelining, memory hierarchies, and I/O. With the post-PC era now upon us, Computer Organization and Design moves forward to explore this generational change with examples, exercises, and material highlighting the emergence of mobile computing and the Cloud. Updated content featuring tablet computers, Cloud infrastructure, and the ARM (mobile computing devices) and x86 (cloud computing) architectures is included. An online companion Web site provides links to a free version of the DS-5 Community Edition (a free professional quality tool chain developed by ARM), as well as additional advanced content for further study, appendices, glossary, references, and recommended reading.
Illustrates the potential for NP applications, helping to lay a theoretical foundation for the architecture, evaluation, and programming of networking processors. This volume emphasizes research in the areas of architecture, tools and techniques, and applications. It also investigates applications of network processor technology at Intel.
Introduces systems designers to the concepts behind cache design. This book teaches the basic cache concepts and advanced techniques. It informs about the intricate protocols used in complex multiprocessor caches. It includes a chapter on cache"tricks", and provides examples in the form of block diagrams, timing waveforms, and code traces.
This book exposes the characteristics of performance-optimal single and multi-level cache hierarchies by approaching the cache design process through the novel perspective of minimizing execution times.
Beginning with MIPS design principles, this book describes the MIPS instruction set and programmers resources. It uses the MIPS32 standard as a baseline from which to compare all other versions of the architecture and assumes that MIPS64 is the main option. It also provides examples of operating system low level code.
Presents skew-tolerant techniques and shows how they address the challenges of clocking, latching, and clock skew. This book provides the practicing circuit designer with a detailed tutorial and an insightful summary of the literature on these critical clock skew issues.
Responding to the requirements for performance, flexibility, and economy, the networking industry has opted to build products around network processors. This volume defines and advances the field of network processor design. It contains 20 chapters, with topics ranging from architectures to programming models, from security to quality of service.
With VLSI chip transistors getting smaller and smaller, digital systems are more complex than before. This work deals with self-checking design techniques and emphasizes major techniques for hardware fault tolerance. It shows how to design self-checking sequential circuits. It also introduces reliability theory and importance of maintainability.
A hands-on view of the MIPS family of microprocessors, written for programmers developing systems applications for the MIPS platform. The MIPS Programmer's Handbook describes the MIPS architecture from the perspective of assembly- and C-language programmers, with special emphasis on issues related to embedded applications.
Network processor design is a field with issues and opportunities both numerous and formidable. This book presents the discussions on the research in the architecture, design, programming, and use of these devices. It examines the network processors from Agere Systems, Cisco, IBM, Intel, Motorola, Sierra Inc, TranSwitch, and others.
Includes chapters that explore the theory and finer points of logical effort method and detail its specialized applications. This book offers coverage of specialized areas of application for logical effort: skewed or unbalanced gates, other circuit families, wide structures such as decoders, and irregularly forking circuits.
Moves forward into the post-PC era with new examples, exercises, and material highlighting the emergence of mobile computing and the cloud. This title includes examples, exercises, and material highlighting the emergence of mobile computing and the Cloud.
Abonner på vårt nyhetsbrev og få rabatter og inspirasjon til din neste leseopplevelse.
Ved å abonnere godtar du vår personvernerklæring.